Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chip

查看全文 作　　者：Xiao-Hang [1,2]Wang;Peng [2]Liu;Mei [3]Yang;Maurizio [4]Palesi;Ying-Tao [3]Jiang;Michael C [5]Huang

机构地区：[1]Intelligent Chips and Systems Research Centre, Guangzhou Institute of Advanced Technology, Chinese Academy of Sciences Guangzhou 511458, China;[2]Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China;[3]Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, Nevada, U.S.A.;[4]Faculty of Engineering, Kore University, Catania, Italy;[5]Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, U.S.A.

出　　处：《Journal of Computer Science & Technology》索引2013年第28卷第1期,共18页

基　　金：This work is supported by the National Natural Science Foundation of China under Grant Nos. 60873112 and 61028004, the National Natural Science Foundation of USA under Grant No. CNS-1126688. 摘　　要：3-D Networks-on-Chip(NoC) emerge as a potent solution to address both the interconnection and design complexity problems facing future Multiprocessor System-on-Chips(MPSoCs).Effective run-time mapping on such 3-D NoC-based MPSoCs can be quite challenging,as the arrival order and task graphs of the target applications are typically not known a priori,which can be further complicated by stringent energy requirements for NoC systems.This paper thus presents an energy-aware run-time incremental mapping algorithm(ERIM) for 3-D NoC which can minimize the energy consumption due to the data communications among processor cores,while reducing the fragmentation effect on the incoming applications to be mapped,and simultaneously satisfying the thermal constraints imposed on each incoming application.Specifically,incoming applications are mapped to cuboid tile regions for lower energy consumption of communication and the minimal routing.Fragment tiles due to system fragmentation can be gleaned for better resource utilization.Extensive experiments have been conducted to evaluate the performance of the proposed algorithm ERIM,and the results are compared against the optimal mapping algorithm(branch-and-bound) and two heuristic algorithms(TB and TL).The experiments show that ERIM outperforms TB and TL methods with significant energy saving(more than 10%),much reduced average response time,and improved system utilization. 关键词：系统级芯片时间映射高效节能片上网络 3-D 运行增量启发式算法

相关文献

参考文献（33）
引证文献（5）
耦合文献（0）

参考文献(33)

引证文献(5)

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费

Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chip

参考文献(33)

引证文献(5)

用户提示