An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network

查看全文 作　　者：LAI [1]MingChe;GAO [1]Lei;XIAO [1]Nong;WANG [1]ZhiYing

机构地区：[1]Department of Computer, National University of Defense Technology

出　　处：《Science China(Information Sciences)》索引2013年第56卷第7期,共20页

基　　金：supported in part by National Basic Research Program (Grant No. 2007CB310901);National Science Foundation of China (Grant Nos. 60903039, 61103188, 61025009);Education Foundation of China(Grant No. 20094307120012) 摘　　要：An accurate and highly-efficient analysis approach is crucial for a designer to evaluate the performance of on-chip networks. To this end, the novel M/G/1/N queuing models that capture various blocking phenomenon of the wormhole switching router are presented to compute the average waiting time accurately. With the M/G/1/N queuing models, this paper then presents the performance analysis algorithm to estimate some key metrics in terms of packet latency, buffer utilization, etc. The comparisons with SystemC simulated results show that the proposed approach with mean errors of 6.9% and 7.8% achieves the speedups of 117 and 101 for single-channel and multi-channel routers respectively. In our design methodology, this approach can direct NoC synthesis process effectively and then can be applied to multi-objective optimizations conveniently to find the best mappings. 关键词：排队模型片上网络绩效考核性能分析多目标优化 mC模拟设计方法合成过程

相关文献

参考文献（34）
引证文献（1）
耦合文献（0）

参考文献(34)

引证文献(1)

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费

An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network

参考文献(34)

引证文献(1)

用户提示