维普中文期刊产品整合服务

Feedback Learning Based Dead Write Termination for Energy Efficient STT-RAM Caches

查看全文 作　　者：SHEN [1]Fanfan;HE [1,2]Yanxiang;ZHANG [1]Jun;JIANG [1]Nan;LI Qing'[2]an;LI [3]Jianhua 高影响力作者 机构地区：[1]Computer School, Wuhan University, Wuhan 430072, China;[2]State Key Laboratory of Software Engineering, Wuhan University, Wuhan 430072, China;[3]School of Computer and Information, Hefei University of Technology, Hefei 230000, China高影响力机构 出　　处：《Chinese Journal of Electronics》索引2017年第26卷第3期,共8页高影响力期刊 基　　金：supported by the National Natural Science Foundation of China(No.91118003,No.61170022,No.61373039,No.61402145,No.61502346);the Natural Science Foundation of Hubei Province(No.2015CFB338);the Natural Science Foundation of Anhui Province(No.1508085QF138);the Science and Technology Project of Jiangxi Province Education Department(No.GJJ150605) 摘　　要：Spin-torque transfer RAM(STT-RAM) is a promising candidate to replace SRAM for larger Last level cache(LLC). However, it has long write latency and high write energy which diminish the benefit of adopting STT-RAM caches. A common observation for LLC is that a large number of cache blocks have never been referenced again before they are evicted. The write operations for these blocks, which we call dead writes, can be eliminated without incurring subsequent cache misses. To address this issue, a quantitative scheme called Feedback learning based dead write termination(FLDWT) is proposed to improve energy efficiency and performance of STT-RAM based LLC. FLDWT dynamically learns the block access behavior by using data reuse distance and data access frequency, and then classifies the blocks into dead blocks and live blocks. FLDWT terminates dead write block requests and improves the estimation accuracy via feedback information. Compared with STT-RAM baseline in the lastlevel caches, experimental results show that our scheme achieves energy reduction by 44.6% and performance improvement by 12% on average with negligible overhead. 关 键 词：Dead blocks Energy efficiency Spintransfer torque RAM(STT-RAM) Last level cache(LLC)
相关文献

参考文献(19)

耦合文献(2)

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1　渝公网安备 50019002500403号　违法和不良信息举报中心

互联网出版许可证 新出网证(渝)字10号 全国400电话 - 免长途话费