维普期刊资源整合服务平台（V6.5）

维普中文期刊产品整合服务

14篇 您的检索式：期刊名="IEEE Custom Integrated Circuits Conference"

选中清除导出查看参考文献查看引证文献引用追踪共1页首页上一页第1页下一页末页 /1 跳转

		题名	作者	年代	出处	被引量
	1	PLL/DLL system noise analysis for low jitter clock synthesizer design 显示文摘	KIM B GRAY P R	2005	IEEE custom integrated circuits conference2005，35，6：	1
	2	The Role of Monolithic Transmission Line in High-Speed Integrated Circuits显示文摘	Razavi B	2002	IEEE 2002 Custom Integrated Circuits Conference2002，，：	1
	3	Analysis of Jitter due to Power- Supply Noise in Phase Locked Loop 显示文摘	Payam Heydari Massoud Pedram	2000	IEEE 2000 Custom Integrated Circuit Conference2000，，：	1
	4	3D heterogeneous integrated systems : liquid cooling, power delivery, and imple- mentation显示文摘	BAKIR M S KING C SEKAR D	2008	IEEE Custom Integrated Circuits Conference2008，，：	1
	5	FPGA Implementation of FIR Filters Using Pipehned Bit-serial Canonical Signed Digit Multipliers 显示文摘	Shousheng He Mats Torkelson	1994	IEEE Custom Integrated Circuits Conference1994，，14：	1
	6	PLL/DLL system noise analysis for low jitter clock synthesizer design 显示文摘	KIM B GRAY P R	2005	IEEE Custom Integrated Circuits Conference2005，35，6：	1
	7	A 1 Watt 1-5GHz Class B Push Pull Si/SiGe HBT Power Amplifier显示文摘	TysonS Wooten	2009	IEEE Custom Integrated Circuits Conference2009，，：	1
	8	180nm Sn-doped Ge2Sb2Te5 chalcogenide phase - change memory device for low power, high speed embedded memory for SoC applications显示文摘	Chen Y C Chen C T Yu J Y	2003	IEEE Custom Integrated Circuits Conference2003，16，：	1
	9	A 128×128 Pixel CMOS Area Image Sensor with Multiplexed Pixel Level A/D Conversion显示文摘	YANG D FOWLER B GAMAL A El	1996	Custom Integrated Circuits Conference Proceedings of the IEEE1996，，58：	1
	10	FPGA Implementation of FIR Filters Using Pipelined Bit-Serial Canonical Signed Digit Multipliers 显示文摘	Shousheng He Mats Torkelson	1994	IEEE Custom Integrated Circuits Conference1994，，14：	1
	11	ADMSAutomatic Device Model Synthesizer显示文摘	Laurent Lemaitre Colin Mcandrew Steve Hamm	2002	IEEE Custom Integrated Circuits Conference2002，，：	1
	12	Self-Calibration of Digital Phase-Locked Loops显示文摘	Benoit R Veillette Gordon W Roberts	1997	IEEE Custom Integrated Circuits Conference1997，，：	1
	13	Design considerations for Gigabit Ethernet 1000 Base-T twisted pair transceivers 显示文摘	Hatmian M	1998	IEEE Custom Integrated Circuits Conference1998，，：	1
	14	FPGA implementation of FIR fil- ters using pipelined bit-serial canonical signed digit multi-pliers 显示文摘	HE S S TORKELSON M	1994	IEEE custom integrated circuits conference1994，，5：	1

返回顶部每页显示：

共1页首页上一页第1页下一页末页 /1 跳转

goolge学术搜索-维普

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1　渝公网安备 50019002500403号　违法和不良信息举报中心

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费