维普期刊资源整合服务平台（V6.5）

维普中文期刊产品整合服务

13篇 您的检索式：作者名="PILEGGI L T"

选中清除导出查看参考文献查看引证文献引用追踪共1页首页上一页第1页下一页末页 /1 跳转

		题名	作者	年代	出处	被引量
	1	Efficient Harmonic Balance Simulation Using Multi-Level Frequency Decomposition显示文摘	Peng Li Pileggi L T	2004	Computer Aided Design2004，，：	1
	2	PRIMA: passive reduced-order interconnect macromodeling algorithm显示文摘	Odabasioglu A Celik M Pileggi L T	1998	IEEE Trans Computer- aided Design of Integrated Circuits and Systems1998，17，8：	1
	3	Transmission line systhesis via cons-trained multivariable optimazation显示文摘	B Krauter L T Pileggi	1997	IEEE Trans1997，16，1：	1
	4	Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers显示文摘	J Willis L T Pileggi	1998	IEEE Trans1998，6，3：	1
	5	The Elmore delay as a bound for RC trees with generalized input signals显示文摘	Gupta R Tutuianu B Pileggi L T	1997	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems1997，16，1：	1
	6	PRIMA:Passive Reduced-Order Interconnect Macromodeling Algorithm 显示文摘	Odabasiogl A Celik M Pileggi L T	1998	IEEE Trans Computer-Aided Design of Integrated Circuits and Systems1998，17，8：	1
	7	PRIMA: passive reduced-order interconnect macromodeling algorithm 显示文摘	Odabasioglu A Celik M Pileggi L T	1998	IEEE Tr IC-CAD1998，17，8：	1
	8	Statistical performance modeling and optimization 显示文摘	Li X Le J Y Pileggi L T	2006	Foundations and Trends in Electronic Design Automation2006，1，4：	1
	9	IC thermal simulation and modeling via efficient multigrid-based approaches 显示文摘	Li P Pileggi L T Asheghi M	2006	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems2006，25，9：	1
	10	PRI MA: Passive reducedorder interconnect macromodeling algorithm显示文摘	ODABASIOGLU A CELIK M PILEGGI L T	1998	IEEE Trans Comput-aided Design Inte- gr Circuits Syst1998，17，8：	1
	11	On-chip induction modeling:basics and advanced methods显示文摘	Beattie M W Pileggi L T	2002	IEEE Trans VLSI Syst2002，10，6：	1
	12	PRIMA:Passive reduced-order interconnect macro modeling algorithm显示文摘	ODABASIOGLU A CELIK M PILEGGI L T		IEEE Trans on Computer-Aided Design0，1998，：	1
	13	Passive reduced-order interconnect macro-modeling algorithm 显示文摘	Odabasioglu A Celik M Pileggi L T	1998	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems1998，17，8：	1

返回顶部每页显示：

共1页首页上一页第1页下一页末页 /1 跳转

goolge学术搜索-维普

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1　渝公网安备 50019002500403号　违法和不良信息举报中心

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费