A Disturbance Rejection Control Approach for Clock Synchronization in IEEE 1588 Networks

查看全文 作　　者：ZHANG [1]Junhao;ZHANG [1,2]Wenan

机构地区：[1]College of Information Engineering,Zhejiang University of Technology,Hangzhou 310023,China;[2]Zhejiang Provincial United Key Laboratory of Embedded Systems,Hangzhou 310023,China

出　　处：《Journal of Systems Science & Complexity》索引2018年第31卷第6期,共12页

基　　金：supported by the Zhejiang Provincial Natural Science Foundation of China under Grant No.LR16F030005 摘　　要：This paper is concerned with the clock synchronization problem for IEEE 1588 networks.First,the synchronization error is described as a bounded disturbance,and a linear extended state observer (LESO)is designed to estimate the lumped disturbance induced by the oscillator frequency drift and timestamps quantization errors.Then,the lumped disturbance is compensated by the proposed controller.The proposed approach has the advantage that it's able to deal with non-Gaussian disturbance induced by accumulated quantization errors.Simulations are Drovided to validate the effectiveness and superiority of the proposed approach. 关键词：Feedback CONTROL IEEE 1588 linear extended state OBSERVER PEER-TO-PEER NETWORKS syn-chronization.

相关文献

参考文献（24）
引证文献（5）
耦合文献（59）

参考文献(24)

引证文献(5)

耦合文献(59)

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费

A Disturbance Rejection Control Approach for Clock Synchronization in IEEE 1588 Networks

参考文献(24)

引证文献(5)

耦合文献(59)

用户提示