维普期刊资源整合服务平台（V6.5）

维普中文期刊产品整合服务

4篇 您的检索式：作者名="CHEN Qineng"

选中清除导出查看参考文献查看引证文献引用追踪共1页首页上一页第1页下一页末页 /1 跳转

		题名	作者	年代	出处	被引量
	1	The enhancing effect ofsynthetical borneol on the absorption of tetramethylpyrazine-phos-phate in mouse显示文摘	Xiao Yanyu Ping Qineng Chen Zhipeng	2007	Int J Pharm2007，337，：	1
	2	《蒙塔尤》四人谈显示文摘“Montaillon” is a fomous monograph of Le Roy Ladurie,a French historian of the third generation of the Annales school. 'Montaillou'was translated into many languages and became a bestseller in a lot of European and American countries. The Chinese translation was published in 1997 and was received quite well. Four Chinese scholars including the translator of the Chinese edition give their own views.	CHEN Qineng JIANG Peng YU Jinyao XU Minglong	1999	史学理论研究1999，，1：	1
	3	The preparation of silybin–phospholipid complex and the study on its pharmacokinetics in rats显示文摘	Xiao Yanyu Song Yunmei Chen Zhipeng Ping Qineng	2005	International Journal of Pharmaceutics2005，，1：	1
	4	A TSE based design for MMSE and QRD of MIMO systems based on ASIP显示文摘A Taylor series expansion(TSE) based design for minimum mean-square error(MMSE) and QR decomposition(QRD) of multi-input and multi-output(MIMO) systems is proposed based on application specific instruction set processor(ASIP), which uses TSE algorithm instead of resource-consuming reciprocal and reciprocal square root(RSR) operations.The aim is to give a high performance implementation for MMSE and QRD in one programmable platform simultaneously.Furthermore, instruction set architecture(ISA) and the allocation of data paths in single instruction multiple data-very long instruction word(SIMD-VLIW) architecture are provided, offering more data parallelism and instruction parallelism for different dimension matrices and operation types.Meanwhile, multiple level numerical precision can be achieved with flexible table size and expansion order in TSE ISA.The ASIP has been implemented to a 28 nm CMOS process and frequency reaches 800 MHz.Experimental results show that the proposed design provides perfect numerical precision within the fixed bit-width of the ASIP, higher matrix processing rate better than the requirements of 5G system and more rate-area efficiency comparable with ASIC implementations.	冯雪林 SHI Jinglin CHEN Yang FU Yanlu ZHANG Qineng XIAO Feng	2023	High Technology Letters2023，29，2：	0

返回顶部每页显示：

共1页首页上一页第1页下一页末页 /1 跳转

goolge学术搜索-维普

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1　渝公网安备 50019002500403号　违法和不良信息举报中心

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费