维普期刊资源整合服务平台（V6.5）

维普中文期刊产品整合服务

1篇 您的检索式：作者名="David ZPAN"

选中清除导出查看参考文献查看引证文献引用追踪共1页首页上一页第1页下一页末页 /1 跳转

		题名	作者	年代	出处	被引量
	1	Post-layout simulation driven analog circuit sizing显示文摘Post-layout simulation provides accurate guidance for analog circuit design,but post-layout performance is hard to be directly optimized at early design stages.Prior work on analog circuit sizing often utilizes pre-layout simulation results as the optimization objective.In this work,we propose a post-layoutsimulation-driven(post-simulation-driven for short)analog circuit sizing framework that directly optimizes the post-layout simulation performance.The framework integrates automated layout generation into the optimization loop of transistor sizing and leverages a coupled Bayesian optimization algorithm to search for the best post-simulation performance.Experimental results demonstrate that our framework can achieve over 20%better post-layout performance in competitive time than manual design and the method that only considers pre-layout optimization.	Xiaohan GAO Haoyi ZHANG Siyuan YE Mingjie LIU David ZPAN Linxiao SHEN Runsheng WANG Yibo LIN Ru HUANG	2024	Science China(Information Sciences)2024，67，4：	0

返回顶部每页显示：

共1页首页上一页第1页下一页末页 /1 跳转

goolge学术搜索-维普

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1　渝公网安备 50019002500403号　违法和不良信息举报中心

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费