|
|
|
题名
|
作者
|
年代
|
出处
|
被引量
|
| 1 | Nanoimprint lithography steppers for volume fabrication of leading-edge semiconductor integrated circuits显示文摘This article discusses the transition of a form of nanoimprint lithography technology,known as Jet and Flash Imprint Lithography(J-FIL),from research to a commercial fabrication infrastructure for leading-edge semiconductor integrated circuits(ICs).Leadingedge semiconductor lithography has some of the most aggressive technology requirements,and has been a key driver in the 50-year history of semiconductor scaling.Introducing a new,disruptive capability into this arena is therefore a case study in a“highrisk-high-reward”opportunity.This article first discusses relevant literature in nanopatterning including advanced lithography options that have been explored by the IC fabrication industry,novel research ideas being explored,and literature in nanoimprint lithography.The article then focuses on the J-FIL process,and the interdisciplinary nature of risk,involving nanoscale precision systems,mechanics,materials,material delivery systems,contamination control,and process engineering.Next,the article discusses the strategic decisions that were made in the early phases of the project including:(i)choosing a step and repeat process approach;(ii)identifying the first target IC market for J-FIL;(iii)defining the product scope and the appropriate collaborations to share the risk-reward landscape;and(iv)properly leveraging existing infrastructure,including minimizing disruption to the widely accepted practices in photolithography.Finally,the paper discusses the commercial J-FIL stepper system and associated infrastructure,and the resulting advances in the key lithographic process metrics such as critical dimension control,overlay,throughput,process defects,and electrical yield over the past 5 years.This article concludes with the current state of the art in J-FIL technology for IC fabrication,including description of the high volume manufacturing stepper tools created for advanced memory manufacturing. | S.V.Sreenivasan | 2017 | Microsystems & Nanoengineering2017,3,1: | 8 |
| 2 | Molecular dynamics modeling framework for overcoming nanoshape retention limits of imprint lithography显示文摘Complex nanoshaped structures(nanoshape structures here are defined as shapes enabled by sharp corners with radius of curvature<5 nm)have been shown to enable emerging nanoscale applications in energy,electronics,optics,and medicine.This nanoshaped fabrication at high throughput is well beyond the capabilities of advanced optical lithography.While the highest-resolution e-beam processes(Gaussian beam tools with non-chemically amplified resists)can achieve<5 nm resolution,this is only available at very low throughputs.Large-area e-beam processes,needed for photomasks and imprint templates,are limited to~18 nm half-pitch lines and spaces and~20 nm half-pitch hole patterns.Using nanoimprint lithography,we have previously demonstrated the ability to fabricate precise diamond-like nanoshapes with~3 nm radius corners over large areas.An exemplary shaped silicon nanowire ultracapacitor device was fabricated with these nanoshaped structures,wherein the half-pitch was 100 nm.The device significantly exceeded standard nanowire capacitor performance(by 90%)due to relative increase in surface area per unit projected area,enabled by the nanoshape.Going beyond the previous work,in this paper we explore the scaling of these nanoshaped structures to 10 nm half-pitch and below.At these scales a new“shape retention”resolution limit is observed due to polymer relaxation in imprint resists,which cannot be predicted with a linear elastic continuum model.An all-atom molecular dynamics model of the nanoshape structure was developed here to study this shape retention phenomenon and accurately predict the polymer relaxation.The atomistic framework is an essential modeling and design tool to extend the capability of imprint lithography to sub-10 nm nanoshapes.This framework has been used here to propose process refinements that maximize shape retention,and design template assist features(design for nanoshape retention)to achieve targeted nanoshapes. | Anshuman Cherala S.V.Sreenivasan | 2018 | Microsystems & Nanoengineering2018,4,1: | 1 |
| 3 | Extending the resolution limits of nanoshape imprint lithography using molecular dynamics of polymer crosslinking显示文摘Emerging nanoscale applications in energy,electronics,optics,and medicine can exhibit enhanced performance by incorporating nanoshaped structures(nanoshape structures here are defined as shapes enabled by sharp corners with radius of curvature<5 nm).Nanoshaped fabrication at high-throughput is well beyond the capabilities of advanced optical lithography.Although the highest-resolution e-beams and large-area e-beams have a resolution limit of 5 and 18 nm half-pitch lines or 20 nm half-pitch holes,respectively,their low throughput necessitates finding other fabrication techniques.By using nanoimprint lithography followed by metal-assisted chemical etching,diamond-like nanoshapes with~3 nm radius corners and 100 nm half-pitch over large areas have been previously demonstrated to improve the nanowire capacitor performance(by~90%).In future dynamic random-access memory(DRAM)nodes(with DRAM being an exemplar CMOS application),the implementation of nanowire capacitors scaled to<15 nm halfpitch is required.To scale nanoshape imprint lithography down to these half-pitch values,the previously established atomistic simulation framework indicates that the current imprint resist materials are unable to retain the nanoshape structures needed for DRAM capacitors.In this study,the previous simulation framework is extended to study improved shape retention by varying the resist formulations and by introducing novel bridge structures in nanoshape imprinting.This simulation study has demonstrated viable approaches to sub-10 nm nanoshaped imprinting with good shape retention,which are matched by experimental data. | Anshuman Cherala Parth N.Pandya Kenneth M.Liechti S.V.Sreenivasan | 2021 | Microsystems & Nanoengineering2021,7,1: | 0 |